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Abstract—We present a collection of modular open source
C++ libraries for the development of logic synthesis applications.
The alice library is a lightweight wrapper for shell interfaces,
which is the typical user interface for most logic synthesis and
design automation applications. It includes a Python interface
to support scripting. The lorina library is a parsing library for
simple file formats commonly used in logic synthesis. It includes
several customizable parsing algorithms and a flexible diagnostic
engine. The kitty library is a truth table library for explicit
representation and manipulation of Boolean functions. It requires
less overhead compared to symbolic counterparts such as binary
decision diagrams, but is limited by the number of variables
of the Boolean function to represent. Finally, percy is an exact
synthesis library with multiple engines to find optimum logic
networks. All libraries are well documented and well tested.
Furthermore, being header-only, the libraries can be readily used
as core components in complex logic synthesis systems.
I. INTRODUCTION
Many problems in logic synthesis are solved by combining a
set of common techniques in an efficient way. In this paper, we
present a collection of modular open source C++-14 libraries
that provide efficient implementations of common reappearing
logic synthesis tasks. Each library targets one general aspect:
alice eases the implementation of user interfaces and their
integration in scripting languages; lorina parses logic and
networks in various representation formats; kitty provides an
effective way for explicit representation and manipulation of
Boolean functions; percy synthesizes optimum logic networks.
The libraries are well documented and well tested. Being
header-only and requiring no strong dependencies such as
Boost, the libraries can be easily integrated into existing and
new projects. The developer saves time by not having to re-
implement common core components, and can focus on tack-
ling more complex logic synthesis problems. A summary of all
libraries presented in this paper is collected in a “showcase”
repository,1 which contains links to all library repositories, and
several examples in which one or more libraries are used.
In the following, we first describe the main features and
design decisions of the individual libraries. We then present
a showcase example, exactmine, which combines the four
libraries to mine optimum networks for truth tables. The
example integrates truth table extraction from logic networks,
NPN classification, and a user interface that can be accessed
⋆This version of the paper discusses alice v0.2, lorina v0.1, kitty v0.4, and
percy v0.1.
1https://github.com/lsils/lstools-showcase
from various programming languages in less than 200 lines of
code.2
II. ALICE: A COMMAND SHELL LIBRARY
The C++ library alice helps to create shell interfaces.
Users can enter commands that interact with internal data
structures. The interface supports standard shell features such
as command and file auto-completion as well as a command
history. Combining several commands allows users to create
synthesis scripts. One can write alice programs in a way that
separates the core of a library from the shell interface. Inside
the default shell interface, only simple scripts in terms of
sequences of commands without control flow are supported.
However, alice shell interfaces can be automatically compiled
into Python modules and C libraries. Exposing the shell
interface to a Python module offers to use the various mod-
ern Python libraries and frameworks for scripting, including
data processing (e.g., pandas), plotting (e.g., matplotlib), and
interactive notebooks (e.g., jupyter). Export to a C library
makes the developer’s C or C++ library readily accessible
from many other programming languages such as JVM-based
languages (e.g., Java), .NET-based languages (e.g., C#), or
Tcl, a scripting language that is included in many commercial
electronic design automation tools.
Example
In the remainder of this section, we describe alice by means
of a running example, in which we write a mini shell interface
for the logic synthesis framework ABC [1].3 ABC already
comes with a shell interface which allows sessions as the
following. We like to point out that no modification to the
source code of ABC were necessary for the implementation
of the example.
abc> %read file.v
abc> %ps
function : PI = 4 PO = 3 FF = 0 Obj = 4
abc> %blast
abc> &ps
function : i/o = 23/12 and = 25 lev = 12
abc> &syn3
abc> &ps
function : i/o = 23/12 and = 21 lev = 10
abc> &w file.aig
In that session, first a word-level design written in Verilog
is parsed, statistics about it are printed, before it is translated
2195 lines were counted in commit 1549bcc, excluding white space and
comments
3The complete example can be found in the showcase repository
into an And-inverter graph (AIG). Statistics about the AIG
are printed, before it is optimized, and the statistics of the
optimized network are printed. Finally, the optimized AIG is
written into a file.
The example interacts with two different data structures:
word-level designs (manipulated by commands prefixed with a
‘%’) and AIGs (manipulated by commands prefixed with a ‘&’).
In alice, different data structures are organized inside stores.
Each store can contain several instances of a data structure,
and if a store is not empty it points to some current store
element. A macro API in alice makes it easy to register such
stores:
1 ALICE_ADD_STORE(Gia_Man_t*, "aig", "a", ...)
2 ALICE_ADD_STORE(Wlc_Ntk_t*, "wlc", "w", ...)
A store is defined by means of the data type of elements
it contains. All store related functionality is associated to
library code by referring to the store type. No modification
of the library code and no wrappers around library types are
needed. The second and third argument are command line flags
to address specific stores in the command. For example, in
order to print statistics about the current AIG one writes ‘ps
--aig’, or ‘ps -a’; and to print statistics about the current
word-level design one writes ‘ps --wlc’ or ‘ps -w’. The
command ‘ps’ is one of several generic store commands,
which are by default contained in the shell interface. Macros
are used to associate functionality to these commands. The
following code implements the behavior of the ‘ps’ command
for AIGs and word-level networks:
3 ALICE_PRINT_STORE_STATISTICS(Gia_Man_t*, os, aig)
4 {
5 Gps_Par_t params{};
6 Gia_ManPrintStats(aig, &params);
7 }
8
9 ALICE_PRINT_STORE_STATISTICS(Wlc_Ntk_t*, os, ntk)
10 {
11 Wlc_NtkPrintStats(ntk, 0, 0, 0);
12 }
File I/O works by first defining a file type, and then
associating store types to the file type. The next code shows
how to read a Verilog file into a word-level network and how to
write an AIG into an Aiger file, a commonly used file format
to store AIGs.
13 ALICE_ADD_FILE_TYPE(verilog, "Verilog")
14 ALICE_ADD_FILE_TYPE(aiger, "Aiger")
15
16 ALICE_READ_FILE(Wlc_Ntk_t*, verilog, filename, cmd)
17 {
18 return Wlc_ReadVer((char*)filename.c_str(), nullptr);
19 }
20
21 ALICE_WRITE_FILE(Gia_Man_t*, aiger, aig, filename, cmd)
22 {
23 Gia_AigerWrite(aig, (char*)filename.c_str(), 1, 0);
24 }
That code adds two commands to the alice shell:
‘read_verilog -w’ and ‘write_aiger -a’. In this exam-
ple, where Verilog can only be read into word-level netlists,
and AIGs can only be written into Aiger files, one can omit
the flags to the store.
Before we discuss how to add an arbitrary command, we
discuss the generic store command ‘convert’ that is used to
convert one store element into another. In our example, we
provide a conversion from word-level networks into AIGs to
implement ABC’s command ‘%blast’.
25 ALICE_CONVERT(Wlc_Ntk_t*, ntk, Gia_Man_t*)
26 {
27 return Wlc_NtkBitBlast(ntk, nullptr);
28 }
That code adds a flag ‘--wlc_to_aig’ to the command
‘convert’. Aliases help to simplify commands, e.g., the
following two alice commands
alias blast "convert --wlc_to_aig"
alias "(\w+) > (\w+)" "convert --{}_to_{}"
allow us to write either ‘blast’ or ‘wlc > aig’ as an
alternative for ‘convert --wlc_to_aig’.
Finally, we add a custom command. For custom commands,
alice supports argument parsing, argument validation, and
logging. In the running example, we show how to implement
a simple command ‘syn3’ that takes no parameters. We refer
to the documentation for more complex implementations of
custom commands.
29 ALICE_COMMAND(syn3, "Optimization", "Optimizes AIG")
30 {
31 auto& aig = store<Gia_Man_t*>().current();
32 auto aig_new = Gia_ManAigSyn3(aig, 0, 0);
33 abc::Gia_ManStop(aig);
34 aig = aig_new;
35 }
Note that the store is accessed using a type parameter.
Finally, the alice program is completed by the following
statement:
36 ALICE_MAIN(abc2)
Together with some include statements and a namespace
definition, these 36 lines of code are sufficient to replicate the
shell session from the beginning of the section, which in the
alice shell looks as follows:
abc2> read_verilog file.v
abc2> ps -w
function : PI = 4 PO = 3 FF = 0 Obj = 4
abc2> convert --wlc_to_aig
abc2> ps -a
function : i/o = 23/12 and = 25 lev = 12
abc2> syn3
abc2> ps -a
function : i/o = 23/12 and = 21 lev = 10
abc2> write_aiger file.aig
Logging
One feature of alice is that each command can log data in
JSON format into a log file. This eases the retrieval of data
and avoids cumbersome program output parsing using regular
expressions and string manipulation. Each custom command
can control which data should be logged, but also some generic
store commands can be configured to log. The following code
implements logging for ‘ps -a’.
1 ALICE_LOG_STORE_STATISTICS(Gia_Man_t*, aig)
2 {
3 return {
4 {"name", Gia_ManName(aig)},
5 {"inputs", Gia_ManPiNum(aig)},
6 {"outputs", Gia_ManPoNum(aig)},
7 {"nodes", Gia_ManAndNum(aig)},
8 {"levels", Gia_ManLevelNum(aig)}};
9 }
Calling the previous session using the log option ‘-l
logfile’ will create a JSON file logfile that contains a JSON
array with 7 entries, one for each executed command. The log
entry for the first ‘ps -a’ command will look as follows:
{"command":"ps -a", "inputs":23, "levels":12,
"name":"function", "nodes":25, "outputs":12,
"time":"..."}
Python interface
The very same code that was implemented in the example
to develop the stand-alone shell interface can be compiled into
a Python module, by just changing some compile definitions.
Each command then corresponds to a Python function, whose
arguments are according to the command arguments and
whose return value is according to the log data it produces.
The following example illustrates the analogy:
1 import abc2
2
3 abc2.read_verilog(filename="file.v")
4 abc2.ps(wlc=True)
5 abc2.convert(wlc_to_aig=True)
6 gates_before = abc2.ps(aig=True)["nodes"]
7 abc2.syn3()
8 gates_after = abc2.ps(aig=True)["nodes"]
9
10 if gates_after < gates_before:
11 abc2.write_aiger(filename="file.aig")
As can be seen, Python can be used for scripting around the
shell. That code corresponds to the previous example session,
but it only writes the AIG into a file, if the optimization step
‘syn3’ leads to an improvement. More involved examples,
including examples in C# and Scala, are in the showcase.
III. LORINA: A PARSING LIBRARY
The C++ library lorina offers parsers for simple formats
commonly used in logic synthesis. A parser reads a logic
network in a certain format from a file (or input stream) and
invokes a callback method of a visitor whenever the parsing of
a primitive of the respective format (e.g., an input, an output, or
a gate definition) has been completed. These callback methods
allow users to customize the behavior of the parser and execute
their code interleaved with the parsing. On parse error, a
similar callback mechanism—the diagnostic visitor—is used
to emit customizable diagnostics.
Each parser is implemented in its own header and pro-
vides a reader function read_<format> and a reader visitor
<format>_reader, where <format> has to be substituted
by the name of the respective format, e.g., aiger, bench,
blif.
The following example shows how to parse a two-level logic
network described as a programmable logic array from a file.
1 #include <lorina/pla.hpp>
2 using namespace lorina;
3
4 ...
5
6 const auto r = read_pla("func.pla", pla_reader());
7 if (r == return_code::success)
8 {
9 std::cout << "parsing successful" << std::endl;
10 }
11 else
12 {
13 std::cout << "parsing failed" << std::endl;
14 }
A user can modify the default behavior of any parser by
deriving a new class from a reader visitor and overloading its
virtual callback methods. Each method corresponds to an event
point defined by the implementation of the parsing algorithm,
e.g., the completion of the parsing of the format’s header
information, or a certain input or gate definition.
The listing below shows how to customize the on_term
event point of the reader visitor pla_reader such that after
a term is parsed, it is printed. Note that the signatures of
the methods in derived classes have to exactly match their
counterparts in the base class. The C++ keyword override
causes modern C++ compilers to warn on signature mismatch
and permits users to spot these errors quickly.
1 class reader : public pla_reader
2 {
3 public:
4 void on_term(const std::string& term,
5 const std::string& out) const override
6 {
7 std::cout << term << ' ' << out << std::endl;
8 }
9 }; /* reader */
As a third parameter each reader function can optionally
take a diagnostic engine. The engine is used to emit diag-
nostics when the parsing algorithm encounters mistakes. The
possible error messages are specified by the implementation
of the parsing algorithm.
1 #include <lorina/diagnostics.hpp>
2
3 ...
4
5 diagnostic_engine diag;
6 read_pla("func.pla", reader(), &diag);
Possible diagnostics for the programmable logic array for-
mat could look as follows.
[e] Unable to parse line
line 1: `i 16`
[e] Unsupported keyword `abc`
in line 4: `.abc`
The diagnostic engine supports different levels of diagnostic
information and can emit one or multiple diagnostics depend-
ing on the severity of the problem. A diagnostic typically
consists of a short description of the problem and the line
information to ease debugging.
Diagnostics can also be customized by overloading the emit
method as shown below.
1 class diagnostics : public diagnostic_engine
2 {
3 public:
4 void emit(diagnostic_level level,
5 const std::string& message) const override
6 {
7 std::cerr << message << std::endl;
8 }
9 }; /* diagnostics */
IV. KITTY: A TRUTH TABLE LIBRARY
The C++ library kitty provides data structures and algo-
rithms for explicit truth table manipulation. Truth table data
structures and algorithms are helpful for Boolean function
manipulation, if the functions are small, i.e., if they consist of
up to 16 variables. (For some algorithms, also functions with
more variables can still be efficiently manipulated.) In such
cases explicit truth table representations can be significantly
faster compared to symbolic representations such as binary
decision diagrams, since truth tables require less overhead to
manage than complicated data structures. The following listing
is an example of how kitty is used to create truth tables that
describe the two output functions of a full adder, and to print
them in hexadecimal format to the output.
1 #include <kitty/kitty.hpp>
2 using namespace kitty;
3
4 ...
5
6 dynamic_truth_table a(3), b(3), c(3);
7
8 create_nth_var(a, 0);
9 create_nth_var(b, 1);
10 create_nth_var(c, 2);
11
12 const auto sum = a ^ b ^ c;
13 const auto carry = ternary_majority(a, b, c);
14
15 std::cout << "sum = " << to_hex(sum) << "\n"
16 << "carry = " << to_hex(carry) << "\n";
Inside the data structures, a truth table is represented in
terms of 64-bit unsigned integers, called words. Each bit in
a word represents a function value. For example, the truth
table for the function x0 ∧ x1 is 0x8 (which is 1000 in
base 2) and the truth table for the majority-of-three function
〈x0x1x2〉 is 0xe8 (which is 11101000 in base 2). A single
word can represent functions with up to 6 variables, since
26 = 64. A truth table for functions with 7 variables requires
two words, functions with 8 variables require four words, and
so on. In general, an n-variable Boolean function, with n ≥ 6,
can be represented using 2n−6 words. On such truth table
representations, many operations for function manipulation
can be implemented using bitwise operations which map to
efficient machine instructions on a processor. For a broader
overview on how to implement truth table operations using
bitwise operations, we refer the reader to the literature [2],
[3].
The two main data structures for truth table manipulation
in kitty are a static and a dynamic truth table. The choice on
which to use depends on whether one knows the number of
variables for the function to represent at compile-time. A static
truth table is more efficient at runtime, because it does not need
to store its number of variables and for many operations, the
number of iterations in a loop are compile-time constants. For
both data structures, the number of variables is initialized when
constructing an instance and cannot be changed afterwards.
This avoids reallocation of memory. If the size of a truth
table needs to be changed, a new truth table must be created.
The previous example to create the full adder functions uses
dynamic truth tables. Changing the data type in Line 6 allows
one to use a static instead of a dynamic truth table; no other
line must be changed:
6 static_truth_table<3> a, b, c;
Example
We present a more complex example in which we first
construct truth tables from a Boolean chain (also called
straight-line program or combinational Boolean logic network)
and then derive their algebraic normal forms (also called
positive-polarity Reed-Muller expression). As input we use
the implementation of an inversion in F24 described in [4,
Fig. 1]. It can be represented as four Boolean functions
yi(x1, x2, x3, x4) for 1 ≤ i ≤ 4.
1 std::vector<std::string> chain{
2 "x5 = x3 ^ x4", "x6 = x1 & x3", "x7 = x2 ^ x6",
3 "x8 = x1 ^ x2", "x9 = x4 ^ x6", "x10 = x8 & x9",
4 "x11 = x5 & x7", "x12 = x1 & x4", "x13 = x8 & x12",
5 "x14 = x8 ^ x13", "x15 = x2 & x3", "x16 = x5 & x15",
6 "x17 = x5 ^ x16", "x18 = x6 ^ x17", "x19 = x4 ^ x11",
7 "x20 = x6 ^ x14", "x21 = x2 ^ x10"};
Starting from the 4 primary inputs x1, x2, x3, and x4, this
chain assigns values to successive steps x5 = x3 ⊕ x4, x6 =
x1 ∧ x3, x7 = x2 ⊕ x6, and so on. Finally, the functions
representing y1 to y4 are computed by steps x18 to x21.
8 std::vector<static_truth_table<4>> steps;
9
10 create_multiple_from_chain(4, steps, chain);
11
12 std::vector<static_truth_table<4>> y{
13 steps[17], steps[18], steps[19], steps[20]};
Note that the step indices in the steps vector are off
by 1, since indices start from 0. Finally, we can print all
truth tables in hexadecimal representation, and also compute
their algebraic normal form and print the product terms they
contain.
14 for (auto i = 0; i < 4; ++i)
15 {
16 std::cout << "y" << (i + 1) << " = "
17 << to_hex(y[i]) << "\n";
18
19 const auto cubes = esop_from_pprm( y[i] );
20 print_cubes(cubes, 4);
21 }
The first lines of the output of this example program are as
follows.
y1 = af90
1-1-
-11-
-111
--1-
---1
...
From the output one can readily obtain the algebraic normal
form y1 = x1x3 ⊕ x2x3 ⊕ x2x3x4 ⊕ x3 ⊕ x4.
V. PERCY: AN EXACT SYNTHESIS LIBRARY
The percy library provides a collection of SAT based exact
synthesis engines. These include engines based on conven-
tional methods, as well as state-of-the-art engines which can
take advantage of DAG topology information [3], [5]. The
constraints and algorithms of such synthesis engines may be
quite dissimilar. Moreover, it is not always obvious which
combination will be superior in a specific domain. It is
often desirable to experiment with several methodologies and
solving backends to find the right fit. The aim of percy is
to provide a flexible common interface that makes it easy
to construct a parameterizable synthesis engine suitable for
different domains.
The percy library also serves as an example of the ideas
presented in this paper. It is built on top of kitty, which it uses
to construct synthesis specifications. Thus, it shows how the
lightweight libraries proposed here can be easily composed to
build up ever more complex structures.
Synthesis using percy concerns five main components:
1) Specifications – Specification objects contain the infor-
mation essential to the synthesis process such as the
functions to synthesize, I/O information, and a number
of optional parameters such as conflict limits for time-
bound synthesis, or topology information.
2) Encoders – Encoders are objects which convert spec-
ifications to CNF formulæ. There are various ways
to create such encodings, and by separating their im-
plementations it becomes simple to use encodings in
different settings.
3) Solvers – Once an encoding has been created, we use
a SAT solver to find a solution. Currently supported
are ABC’s bsat solver, the Glucose and Glucose-
Syrup solvers, and the CryptoMinisat solver [6], [7],
[8]. Adding a new SAT solver to percy is as simple
as declaring a handful of interface functions.
4) Synthesizers – Synthesizers perform the task of compos-
ing encoders and solvers. Different synthesizers corre-
spond to different synthesis flows. For example, some
synthesizers may support synthesis flows that use topo-
logical constraints, or allow for parallel synthesis flows.
To perform synthesis using percy, one creates a synthe-
sizer object. This object can then be parameterized by
changing settings such as its encoder or solver backends.
5) Chains – Boolean chains are the result of exact syn-
thesis. A Boolean chain is a compact multi-level logic
representation that can be used to represent multi-output
Boolean functions.
A typical workflow will have some source for generating spec-
ifications, which are then given to a synthesizer that converts
the specifications into optimum Boolean chains. Internally,
the synthesizer will compose its underlying encoder and SAT
solver in its specific synthesis flow. For example, a resynthesis
algorithm might generate cuts in a logic network which serve
as specifications. They are then fed to a synthesizer, and if the
resulting optimum Boolean chains leads to an improvement,
are replaced in the logic network. In optimizing this workflow,
percy makes it easy to swap out one synthesis flow for another,
to change CNF encodings, or to switch to a different SAT
solver.
Example
In the following example, we show how percy can be used to
synthesize an optimum full adder. While simple, the example
shows some common interactions between the components.
1 #include<percy/percy.hpp>
2 using namespace percy;
3 using kitty::static_truth_table;
4
5 ...
6
7 /* start by creating the functions to synthesize */
8 static_truth_table<3> x, y, z;
9
10 create_nth_var( x, 0 );
11 create_nth_var( y, 1 );
12 create_nth_var( z, 2 );
13
14 const auto sum = x ^ y ^ z;
15 const auto carry = ternary_majority(x, y, z);
16
17 /* create a specification using the functions */
18 synth_spec<static_truth_table<3>> spec;
19 spec.nr_in = 3;
20 spec.nr_out = 2;
21 spec.functions[0] = &sum;
22 spec.functions[1] = &carry;
23
24 /* instantiate a synthesizer and find an optimum chain */
25 auto synth = new_std_synth();
26 chain<static_truth_table<3>> c;
27
28 auto result = synth->synthesize(spec, c);
29 assert(result == success);
30
31 /* verify that the chain is functionally correct */
32 auto output_functions = c.simulate();
33 assert(*output_functions[0] == sum);
34 assert(*output_functions[1] == carry);
In this example, we see how a synthesizer is instantiated
based on a specification. In this case the synthesizer is of the
std_synthesizer type, which is the conventional synthesis
engine. By default all engines use the bsat solving backend.
Suppose that this particular combination is not suitable for our
workflow. We can then easily switch to a new synthesizer and
solving backend by changing one line of code:
25 auto synth = new_std_synth<3, Glucose::MultiSolvers*>();
In doing so we switch to a synthesis engine which synthe-
sizes 3-input Boolean chains, with the Knuth CNF encoder,
and the parallel Glucose-Syrup SAT solver backend. While we
now use a completely different synthesis engine, its interface
remains the same.
VI. EXAMPLE: MINING OPTIMUM LOGIC NETWORKS
The paper concludes with the example exactmine from the
showcase repository. The example implements a program—
with the help of all four presented libraries—that can mine
optimum networks for truth tables. It uses kitty to manage
truth tables for which optimum networks are found using
percy. Truth tables can be entered manually or extracted
from LUT (lookup-table) networks using lorina. Finally, all
functionality is exposed to the user in terms of an alice shell.
The complete source code is available in the repository. Less
important aspects are omitted. To save space, we also omitted
all namespace prefixes for the logic synthesis libraries.
A typical exactmine session is as follows:
exactmine> help
Exact synthesis commands:
find_network
Loading commands:
load load_bench
General commands:
alias convert current help
print ps quit set
show store
exactmine> load cafe
exactmine> load affe
exactmine> set npn 1
exactmine> load_bench -t 3 adder.bench
exactmine> store -o
[i] networks in store:
0: cafe
1: affe
2: 6
3: 1e
4: 01
5: 69
6: 07
7: 1
8: 06
* 9: 17
exactmine> current -o 0
exactmine> find_network
exactmine> current -o 1
exactmine> find_network --verify
[i] synthesized chain matches specification
exactmine> store -o
[i] networks in store:
0: cafe, optimum network computed
* 1: affe, optimum network computed
2: 6
3: 1e
4: 01
5: 69
6: 07
7: 1
8: 06
9: 17
exactmine> print -o
function (hex): affe
function (bin): 1010111111111110
optimum network: {a{(b!d)[cd]}}
Command ‘help’ lists all commands in the shell. Besides
the default alice commands, three custom commands are
implemented in exactmine: ‘load’ to load a truth table into
the store, ‘load_bench’ to load LUTs from a BENCH file,
and ‘find_network’ to find an optimum network for a store
element. First two truth tables are entered explicitly, and
afterwards all LUT functions that do not exceed 3 inputs are
extracted from a LUT network in BENCH format. Setting the
shell variable npn to 1 will insert the NPN class of a function
into the store instead of the function itself. No duplicate
is added to the store. The first store element is selected
using the ‘current’ command, before an optimum network
is computed for it. The same is repeated for the second store
element. Another output of the store elements using ‘store
-o’ confirms that now the first two store elements have an
associated optimum network, which is printed for the current
network in the last command.
Store type
The alice shell contains a single store type for optimum
networks, which is a pair of a truth table and an expression.
1 class optimum_network
2 {
3 public:
4 /* constructors */
5 bool exists() const
6 {
7 const auto num_vars = function.num_vars();
8
9 /* a global hash table for each number of variables */
10 static std::vector<std::unordered_set<
11 dynamic_truth_table,
12 hash<dynamic_truth_table>>> hash;
13
14 /* resize hash tables? */
15 if (num_vars >= hash.size())
16 {
17 hash.resize(num_vars + 1);
18 }
19
20 /* insert into hash table */
21 const auto r = hash[num_vars].insert(function);
22
23 /* did it exist already? */
24 return !r.second;
25 }
26
27 public: /* field access */
28 dynamic_truth_table function{0};
29 std::string network;
30 };
The store type has a method exists that accesses a global
hash table to check whether the function has already been
computed, or inserts it into the truth table, if it does not
exist already. This function is being used by the ‘load...’
commands to avoid duplicates in the store.
The following code registers the store type using the access
flag ‘-o’ to alice and implements the functionality for ‘store
-o’ and ‘print -o’:
33 ALICE_ADD_STORE(optimum_network, "opt", "o", ...)
34
35 ALICE_DESCRIBE_STORE(optimum_network, opt)
36 {
37 if (opt.network.empty())
38 {
39 return to_hex(opt.function);
40 }
41 else
42 {
43 return format("{}, optimum network computed",
44 to_hex(opt.function));
45 }
46 }
47
48 ALICE_PRINT_STORE(optimum_network, os, opt)
49 {
50 os << format("function (hex): {}\nfunction (bin): {}\n",
51 to_hex(opt.function),
52 to_binary(opt.function));
53
54 if (opt.network.empty())
55 {
56 os << "no optimum network computed\n";
57 }
58 else
59 {
60 os << format("optimum network: {}\n", opt.network);
61 }
62 }
Load truth tables
We now describe the two commands ‘load’ and
‘load_bench’ to load truth tables into the store. Both use
a common function, which computes the NPN class represen-
tations of the truth table, if the alice variable npn is set and
also checks whether the truth table is already in the store.
63 void add_optimum_network_entry(command& cmd,
64 dynamic_truth_table& func)
65 {
66 /* compute NPN? */
67 if (cmd.env->variable("npn") != "")
68 {
69 func = std::get<0>(exact_npn_canonization(func));
70 }
71
72 /* add to store if it does not exist yet */
73 optimum_network entry(func);
74 if (!entry.exists())
75 {
76 cmd.store<optimum_network>().extend();
77 cmd.store<optimum_network>().current() = entry;
78 }
79 }
The ‘load’ commands loads a truth table from user input
in hex format.
80 class load_command : public command
81 {
82 public:
83 load_command( const environment::ptr& env )
84 : command( env, "Load new entry" )
85 {
86 add_option("truth_table,--tt", table,
87 "truth table in hex format");
88 }
89
90 protected:
91 void execute() override
92 {
93 unsigned num_vars = ::log(table.size()*4) / ::log(2.0);
94 dynamic_truth_table func(num_vars);
95 create_from_hex_string(func, truth_table);
96 add_optimum_network_entry(*this, func);
97 }
98
99 private:
100 std::string table;
101 };
102
103 ALICE_ADD_COMMAND(load, "Loading");
The ‘load_bench’ command extracts all truth tables in a
LUT network in BENCH format. The maximum size of the
LUTs can be controlled using a threshold parameter.
104 class load_bench_command : public command
105 {
106 public:
107 /* constructor for argument parsing */
108 ...
109
110 class lut_parser : public bench_reader
111 {
112 public:
113 lut_parser(load_bench_command& cmd) : cmd(cmd) {}
114
115 void on_gate(const std::vector<std::string>& inputs,
116 const std::string& output,
117 const std::string& type) const override
118 {
119 const auto num_vars = inputs.size();
120
121 if (num_vars > cmd.threshold) return;
122
123 dynamic_truth_table func(num_vars);
124 create_from_hex_string(func, type.substr(2u));
125 add_optimum_network_entry(cmd, func);
126 }
127
128 private:
129 load_bench_command& cmd;
130 };
131
132 protected:
133 void execute() override
134 {
135 read_bench(filename, lut_parser(*this));
136 }
137
138 private:
139 std::string filename;
140 unsigned threshold = 6u;
141 };
142
143 ALICE_ADD_COMMAND(load_bench, "Loading");
Find optimum networks
The ‘find_network’ command takes the current store ele-
ment and compute an optimum network using exact synthesis.
One can request to check whether the synthesized network
realizes the input function using the argument ‘--verify’.
The command implements validity rules, which are checked
before the command is executed. The rules ensure that a
current store element is available, and that the current store
element has not yet an optimum network assigned to it (unless
overridden by the ‘-f’ argument).
144 class find_network_command : public command
145 {
146 public:
147 find_network_command(const environment::ptr& env)
148 : command(env, "Find optimum network")
149 {
150 add_flag("--verify", "..." );
151 add_flag("--force,-f", "..." );
152 add_flag("--verbose,-v", "..." );
153 }
154 protected:
155 rules validity_rules() const override
156 {
157 return {
158 has_store_element<optimum_network>( env ),
159 {[this]() {
160 auto opt = store<optimum_network>().current();
161 return opt.network.empty() || is_set("force");
162 },
163 "network already computed (use -f to override)"}
164 };
165 }
166
167 void execute() override
168 {
169 auto& opt = store<optimum_network>().current();
170
171 synth_spec<dynamic_truth_table> spec;
172 spec.nr_in = opt.function.num_vars();
173 spec.nr_out = 1;
174 spec.verbosity = is_set("verbose") ? 1 : 0;
175 spec.functions[0] = &opt.function;
176
177 auto synth = new_synth(spec, type);
178 chain<dynamic_truth_table> c;
179
180 if (synth->synthesize(spec, c) != success)
181 {
182 env->out() << "[e] could not find optimum network\n";
183 return;
184 }
185
186 if (is_set("verify"))
187 {
188 if (*(c.simulate())[0] == opt.function)
189 {
190 env->out() << "[i] synthesized chain matches "
191 "specification\n";
192 }
193 else
194 {
195 env->err() << "[e] synthesized chain does "
196 "not match specification\n";
197 return;
198 }
199 }
200 std::stringstream str;
201 c.to_expression( str );
202 opt.network = str.str();
203 }
204 };
205
206 ALICE_ADD_COMMAND(find_network, "Exact synthesis")
VII. CONCLUSIONS
In this paper we discussed four modular C++ libraries that
can be easily integrated into logic synthesis applications. We
have several ideas for features to add in the near future.
The alice library should be equipped with more features in
the shell interface such as completion for command options
or completion hints; also more ways of interfacing the shell
interface with other languages should be added. The lorina
library can be simply extended by providing more parsing
algorithms. A next step in kitty is to support more algorithms
to check whether functions are decomposable or whether they
belong to a special class of functions, e.g., threshold functions.
We also aim to extend the percy library with support for
more alternative CNF encodings, support for synthesis with
don’t care conditions, synthesis of chains with restricted sets
of logic primitives, and new synthesis flows, including novel
approaches to parallel exact synthesis.
Further, we are currently adding mockturtle, a logic network
library, to the repertoire of logic synthesis libraries. The
library uses modern C++ features such as policy-based design,
compile-time calculation, and zero-overhead polymorphism
to enable general algorithm implementations for a variety
of different logic network types and implementations using
almost no runtime overhead. Providing a general purpose
policy-based logic network interface API and the decoupling
of algorithms from specific logic network implementations are
central aspects of the library.4
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